when driving 50 . Darlington transistors cannot be allowed in the output stage at extremely high bandwidths. Therefore, a third stage is necessary in combination with multipath nested Miller compensation. A theoretical elaboration of the multipath nested Miller compensation for low-ohmic loads and very high frequencies is presented in this paper.
The paper starts by examining the two-stage all-n-p-n topology in Section II. In Section III, the implementation of the all-n-p-n topology in a three-stage circuit using multipath nested Miller compensation is discussed. The complete circuit, the realization of the opamp, and the measurement results are presented in Section IV. Special attention is paid to the packaging and bonding of the amplifier. Finally, in Section V the conclusions are drawn.
II. TWO-STAGE ALL-n-p-n TOPOLOGY

A. Principle of Operation
A simplified schematic of a two-stage all-n-p-n opamp is shown in Fig. 1 . It consists of an n-p-n input stage , and an n-p-n output stage , . Apart from the fact that only n-p-n transistors are used, the high-frequency behavior benefits from the very simple topology. Because the output stage consists of a follower and an inverter , the output stage can be directly driven by the differential input stage , without a mirror, which would have added 0018-9200/97$10.00 © 1997 IEEE delay and parasitics. A practical implementation, however, gives rise to three main problems.
1) The common-mode input voltage of a general-purpose building block like an opamp should be independent of the biasing voltages of the output stage and the output voltage. To achieve this, a level-shift circuit between input stage and output stage is necessary. For the sake of good high-frequency behavior, the level shift should not introduce much delay and parasitic capacitance.
2) The output stage is asymmetric, with one output transistor being connected as a follower and the other output transistor as an inverter. To achieve good signal behavior, the push and pull output transistors should be balanced. 3) To be able to deliver sufficient output current without consuming a lot of quiescent current, the output stage should be biased in class AB. The class-AB control circuit should prevent cutoff of the output transistors and should not interfere with the signal path, in order to prevent delay and distortion.
B. Level Shift
To realize a wideband level shift, p-n-p cascodes , for low-frequency signals can be combined with n-pn cascodes , for high-frequency signals, when we split the input signal by RC all-pass networks , and , as shown in Fig. 2 . If the turnover frequency is much lower than the transit frequency of the p-n-p transistor, the response of the circuit is flat up to the transit frequency of the n-p-n transistor [3] without polezero doublets. Unfortunately, several nonidealities influence the behavior of the level shift. For low frequencies, the transfer function is attenuated by the current gain of the pn-p transistor which is much lower than the current gain of the n-p-n transistor. For high frequencies, the transfer function is influenced by parasitic capacitances -, which are shown in Fig. 2 . and attenuate the highfrequency transfer function. and are connected across the base-emitter capacitance of and , and thus reduce the bandwidth. and load the output stage.
C. Output Stage Balancing
The output transistors with their parasitics are shown in Fig. 3 . Their nature is completely different because one is connected as a follower and the other as an inverter. However, it is possible to make the transfer function of the output transistors equal by making the capacitance across the basecollector junctions equal by adjusting , assuming the output transistors are driven by ideal current sources [3] . When we perform a detailed calculation, the transfer function from input voltage to output voltage of the follower is found as shown below in (1) where complex unit; frequency; transconductance of the output transistors; transconductance of the input stage; current gain of the output transistors; load resistance; small-signal base-emitter resistance of the output transistors; base-emitter capacitance of the output transistors; load capacitance. also includes the base-collector capacitance and . The transfer function of the inverter is found as shown (1) in (2) , at the bottom of the page, where is the Miller capacitor.
also includes and, includes . When both transistors are biased at the same current and all capacitors of the follower have been made equal to the capacitors of the inverter, the only difference that remains is that the zero of the follower is positioned in the left half-plane and of the inverter in the right half-plane. Due to the phase shift of the right half-plane zero, the bandwidth of the inverter is smaller than the bandwidth of the follower.
The unity-gain frequency for both circuits is found as
The first part of (3) is well known and shows that the output transistor operates as an ideal integrator with input current generated by and integration capacitor . The second part is a correction term expressing the influence of the loop gain and capacitances and . In the case of this design, where the load capacitance is small, the only necessity is that the loop gain must be large. Because of the low resistive load of 50 , this means that the output transistors need a bias current of at least several milliamps. Then the correction term is close to one, and the bandwidth is accurately set by and When the output stage operates near the quiescent state, both output transistors work together. The transfer function of the combination has three poles. However, when the follower and inverter transistors are balanced, mainly by adjusting so that equals , one pole is exactly cancelled by a zero at (5) And the transfer function is found as shown in (6) , at the bottom of the page. The zero disappears when equals . Then, the current through compensates the feedforward current through , thus removing the right half-plane zero much in the same way as with multipath Miller zero cancellation [4] . Because of the high bias current in the output stage, is of the order of and the zero is shifted to very high frequencies. In cases where is too small, a resistor can be inserted in series with to shift the zero to high frequencies. This has the disadvantage that the position of the zero changes as a function of the output current. However, due to the large quiescent current in the output stage, the inserted resistor is relatively small. Therefore, even at high output currents, the zero is situated at very high frequencies.
If is large, the unity-gain frequency of the combination is equal to that of the separate output transistors as given by (4) . Thus, the signal behavior in quiescent state is the same as in the situation where high output currents are handled. This assures good high-frequency linearity.
(2) (6) 
D. Frequency Compensation
The Miller capacitor which is used to split the two poles of the two-stage opamp apart [5] , [6] has to be chosen such that the unity-gain frequency is below the second pole. The second pole of the combination is given by (7) An opamp is usually compensated such that the poles reach Butterworth positions when a unity-gain feedback is applied. This is obtained when the unity-gain frequency of the openloop response is positioned a factor of two below the second pole corresponding to a phase margin of 60 . Combining (4) and (7) gives the value of the Miller capacitor as (8) The next step is choosing the bias current in the input stage and output stage in such a way that the highest bandwidth is reached. From (6), the bandwidth is found as (9) Substituting (8) in (9) and writing the transconductance as a function of the current gives (10) where is the thermal voltage, the bias current of the output transistors, and the tail current of the input stage. We can relate the bias currents of the input stage and the output stage to the total current by introducing a parameter (11) Further, the current dependency of the base-emitter capacitance can be introduced, and finally, the bandwidth as a function of can be maximized. The bandwidth as a function of is plotted in Fig. 4 for a total current of 7 mA and a load capacitance of 1 pF. The maximum is around . This means that 65% of the current should be used to bias the output stage and 35% to bias the input stage. We need about 5 mA bias current in the output stage to obtain sufficient loop gain in the Miller loop and about 1 mA bias current per transistor in the input stage, because of noise considerations. Fortunately, this is close to the optimum. The resulting unity-gain frequency is 3.4 GHz using a Miller capacitor of 0.9 pF.
E. Class-AB Control
The class-AB biasing of the output transistors can be easily implemented by using a feedback loop that controls the collector currents in such a way that no transistor ever cuts off [7] . An all-n-p-n version of the class-AB control circuit [2] is depicted in the complete two-stage opamp schematic given in Fig. 5 . The transistors and sense the collector currents of the output transistors. A minimum selector , drives transistors and . These transistors complete the control loop by subtracting two equal currents from the inputs of the output stage through the level-shift stages. The result is that the lower of the collector currents of both output transistors stays above a certain minimum collector current, and thus cutoff of the output transistors is avoided. This is illustrated by the class-AB characteristic plotted in Fig. 6 . The all-n-p-n circuit with minimum current control assures excellent linearity from low frequencies up to very high frequencies. 
F. Gain
The dc gain of the two-stage opamp from (6) is found as
Using 1 mA bias current for the input transistors and with a load resistance of 50 and a of 80, the dc gain equals 44 dB. This is not acceptable for a general-purpose wideband opamp. Therefore, a stage has to be added. By adding this stage between input stage and the level-shift stage, the noise contribution of the class-AB control transistors is reduced by the gain of this intermediate stage. This improves the noise performance by a factor of . The three-stage circuit is discussed in the next section.
III. THREE-STAGE MULTIPATH OPAMP
In the previous section, we discussed a two-stage all-n-pn topology for realizing a 1-GHz opamp. It was found that the gain was not sufficient. Therefore, a stage is added. To maintain a high bandwidth, the resulting three-stage circuit has to be efficiently compensated. A well-known solution is to apply nested Miller compensation [8] . However, when the outer Miller capacitor is inserted, the bandwidth has to be reduced by a factor of two compared to the two-stage Miller compensated circuit in order to avoid complex poles. To avoid the bandwidth reduction of nested Miller compensation, multipath nested Miller compensation has been devised [2] , [9] , taking advantage of the high gain of the three-stage circuit and the high bandwidth of the two-stage circuit. The circuit is shown in Fig. 7 Fig. 8 . Because the feedforward signal goes through the same circuit as the low frequency signal, all the poles of the feedforward path are equal to the poles of the low-frequency path. The only difference between both paths is the dc gain and the zeros. The two zeros of nested Miller compensation are caused by direct signal transfer through the Miller capacitors. One of these zeros is in the right half-plane and the other one in the left half-plane. It is interesting to see that the feedforward path does not add a zero, but the left half-plane zero is moved to (15) When this zero is positioned correctly, the feedforward path takes over exactly at the second pole , thus extending the 20 dB/dec slope toward the third pole . This is obtained when the unity-gain frequency of the low-frequency (13) (14) and high-frequency transfer function are equal [2] (16)
In this case, a zero cancels one pole at in the total transfer function. Equation (16) shows that the pole-zero doublet introduced by the feedforward path can be well controlled, because the pole-zero matching relies on the matching of transconductance and capacitors. Only one zero remains in the right half-plane. This zero can be removed by inserting a resistor in series with in the same way as with the twostage Miller compensated opamp. The result is a wideband transfer function with only two poles.
An additional requirement is that and are not allowed to be complex. When they are complex, the zero introduced by the feedforward path cannot cancel one of the poles, and the feedforward compensation no longer works. The feedforward path, therefore, should take over at a frequency below pole . To calculate the magnitude of the feedforward path , we combine the zero with the dominant pole and the dc gain of the feedforward path, yielding (17) Since is normally positioned a factor two above the unitygain frequency, this yields the requirement to prevent complex poles as is the equivalent noise resistance of current sources and . The first two terms originate from the input stage and the last term from the current sources and . The last term can be made small by applying emitter degeneration. In this design, we allow a noise voltage of 1.2 nV/ Hz. Since 1.2 nV/ Hz corresponds to a resistance of only 90 , a very low base resistance and a very low emitter impedance are necessary. Therefore, very large input transistors should be used to realize a base resistance of the order of 30 , and a high collector bias current of the input transistors of the order of 1 mA is required to achieve an emitter resistance of about 25 at room temperature. The feedforward input stage contributes to the noise at high frequencies. Although this seems to be less important, the affected frequency band can be very large. Therefore, the noise considerations also apply to the feedforward input stage and the takeover of the feedforward path should be at the highest frequency possible. Since the takeover is at , as given by (20), the transconductance of the intermediate stage must be large. In addition, this further reduces the influence of slowsettling components in the transient response caused by the pole-zero doublet [1] . The noise characteristic of the multipath nested Miller compensated 1-GHz opamp illustrating the higher noise above the takeover of the feedforward path is shown in Fig. 9 .
IV. REALIZATIONS AND MEASUREMENTS
The realized circuits are discussed in this section. Two 1-GHz opamps have been designed and fabricated in a 10-GHz 1-m BiCMOS process. The first opamp is based on the two-stage topology. Although the gain of this circuit is rather low, it is the first step toward a 1-GHz opamp. It is discussed only briefly. The second opamp is based on the three-stage topology with multipath nested Miller compensation. It combines high gain with very high bandwidth, and therefore, it is a useful high-frequency building block. Further, the bandwidth limitation of the package is considered and, finally, the measurement results are discussed.
A. Two-Stage 1-GHz Opamp
The two-stage 1-GHz opamp is shown in Fig. 5 capacitors and . The level-shift stages drive the output transistors , . The class-AB control circuit is implemented by transistors -. Miller compensation is used for frequency compensation. Although a possible unitygain frequency of 3.4 GHz was predicted in Section II, the unity-gain frequency is set at 1 GHz. This bandwidth reduction is due to phase lag originating from the parasitic pole of the level-shift circuit and parasitic capacitance in the levelshift circuit and the output stage. Further, the bandwidth was reduced because of bonding-wire inductance.
B. Three-Stage 1-GHz Opamp
The three-stage 1-GHz opamp is shown in Fig. 10 [10] . To stabilize the PTAT source capacitor is added. The unity-gain frequency of this opamp is also set at 1 GHz. Two versions have been made, an open-loop version and a circuit with on-chip unity-gain feedback. Photomicrographs of the open-loop opamp and the unity-gain opamp are shown in Fig. 11 . The active die area is 0.26 mm .
C. Packaging
Apart from circuit design, packaging is a very important issue at these high frequencies. The inductance of the bond- ing wires is a potential cause of oscillation problems. Each bonding wire loaded by capacitance forms a resonator. When we consider a small bonding wire with an inductance of 3 nH loaded by a capacitance of 1 pF, the resonant frequency is about 3 GHz. This is very close to the bandwidth of our circuit! Such a resonator within the feedback loop would be disastrous. Therefore, the capacitive loading of the load was separated from the feedback path by making two output pins, one for the load and one for the feedback. In addition, double bonding wires are used on the outputs and four bond wires on the supply lines. Double bonding wires are not necessary on the inputs because the capacitive loading of the n-p-n input stage is very small. The pin connection scheme of the openloop version is shown in Fig. 12(a) . The pin connection of the unity-gain connected opamp is shown in Fig. 12(b) . The chip is packaged in a small plastic surface-mounted device (SMD) package.
D. Measurement Results
To test the circuit, the devices were mounted on a copper plate together with small SMD external components and high-frequency connectors connected as closely as possible to the pins. An HP8753A network analyzer was used to measure the frequency response. The measurement setup is shown in Fig. 13 . To compensate for delay in the cables, first a calibration measurement was performed as shown in Fig. 13(a) with the source cable directly connected to the load cable. Then the setup as shown in Fig. 13(b) was used to measure the unity-gain connected device, and the setup shown in Fig. 13(c) to measure the open-loop opamp. Decoupling capacitor C consists of several types of capacitors to cover the whole frequency range. Using this method, an overview of the frequency response can be obtained, but it is not suited for determining the phase margin. In order to determine the phase margin, the voltage of the feedback output in Fig. 12(a) has to be examined. However, if a cable is connected to this node, the voltage is affected for high frequencies. Therefore, a separate measurement was performed to determine the phase margin, where the output of the opamp was loaded by a 50 resistor connected as close as possible to the output pins. The measured frequency response of both three-stage devices is shown in Fig. 14. The Bode plot of the unity-gain buffer is shown in Fig. 14(a) . The 3-dB frequency of the buffer is 1.5 GHz. Fig. 14(b) shows an overview of the frequency response from Fig. 14(c) . The phase margin is 47 .
The step response of the on-chip unity-gain device was measured using an HP54120A 20-GHz digitizing oscilloscope. This oscilloscope generates a 200 mV step in a 50-load. The response to the 200 mV step is plotted in Fig. 15(a) . Again, the opamp was loaded by a 50-resistor. The 1% settling time is 3.4 ns and the 0.1% settling time is 6.0 ns. By removing the 50-resistor at the input of the opamp, a 400 mV step is created in order to measure the slew rate. The result is shown in Fig. 15(b) . The harmonic distortion of a 2-V peakto-peak output voltage was measured using the opamp in a 100 configuration. The total harmonic distortin (THD) as a function of frequency is plotted in Fig. 16 .
The most important parameters of the two-stage opamp are listed in Table I. Table II summarizes the measurement results of the three-stage 1-GHz opamp. The difference in bias current is due to the added second stage and the extra input stage for the feedforward path generation. Both stages are biased at 1 mA per transistor. Further, the bias current of the output stage has been increased in order to accurately fix the bandwidth of the feedforward path.
V. CONCLUSION
The design of wideband opamps requires, firstly, a threestage topology to cope with the 50-load and, secondly, an efficient frequency compensation technique. Multipath nested Miller compensation proves to be a very efficient frequency compensation scheme that operates up to very high frequencies, gaining a factor two in unity-gain frequency over nested Miller compensation. By applying nested Miller compensation to an all-n-p-n topology, a 1-GHz opamp has been fabricated with 76-dB gain and 1.2-nV/ Hz equivalent input noise voltage.
